Noise Reduction FIFOs
ML87V2107/71 - 3D Noise Reduction LSI with built-in FIFO Memory for Imaging Equipment |
OKI introduces two types of 3D noise reduction, high quality image processing LSIs, the ML87V2107 and ML87V21071, that operate on a 3.3V single power supply. Oki succeeded in integrating its original FIFO (First-In First-Out) memory and image processing circuit into a single chip and significantly reducing CCD camera noise in dim light, something which could not be done before. Conventionally, these noise reduction, frame rate conversion, and progressive conversion functions, were achieved with two chips; an IC for image processing and a FIFO memory. However, as FIFO memories become more sophisticated, issues on limited mounting The ML87V2107 is equipped with a noise reduction function and a frame synchronizer to adjust time axis distortion and synchronization phase of image signals. This makes it ideal for use in DVR equipment because it prevents MPEG encoding errors from input image signal distortions. The ML87V21071 is also equipped with noise reduction and functions to eliminate digital cross color, which makes it an excellent choice for the use in highly functional CCD cameras and TVs. These chips can be used as option ICs for Oki's display controllers and MPEG4 encoders for higher function applications.
|
| Noise Reduction FIFO line-up |
| Part Number | Function | Embedded Memory |
Supply Voltage |
Active Current |
Standby Current |
Op Temp | Packages | Product Status | |
|---|---|---|---|---|---|---|---|---|---|
| ML87V2103 | PI |
Noise reduction (field-recursive), I/P conversion | 3.9Mbit FIFO | +3.0~ 3.6V | 120mA max. | 5mA max. | 0~ +70°C | 100QFP | VP |
ML87V2104 |
PI | Noise reduction (field-recursive), flicker-free mode | 4.4Mbit FIFO | +3.0~ 3.6V | 100mA max. | 10mA max. | 0~ +70°C | 100QFP | VP |
| ML87V2105 | Noise reduction (frame-recursive) | 5.3Mbit FIFO | +3.0~ 3.6V | 80mA max. | 5mA max. | 0~ +70°C | 100TQFP | VP | |
| ML87V2107 new |
Noise reduction (adaptive frame-recursive), frame synchronization |
7Mbit FIFO | +3.0~ 3.6V | 252mA max. | 22mA max. | 0~ +70°C | 100TQFP | VP | |
| ML87V21071 new |
Noise reduction (adaptive frame-recursive), cross colour cancellation |
7Mbit FIFO | +3.0~ 3.6V | 360mA max. | 18mA max. | 0~ +70°C | 100TQFP | VP | |
| Product Introduction (PI) sheets and digest datasheets are available for download, full detailed data sheets and reference boards/manuals can be made available upon request. Please contact your local sales office or authorized distributor | ![]() |
space and high costs of circuit boards have risen, and demands to integrate these chips have increased. By utilizing its DRAM and logic mixed technology, Oki succeeded in integrating its original FIFO memory and image processing circuit into a single chip, offering a low price, high functional 3D noise reduction for use in consumer imaging equipment as well as industrial imaging equipment that require higher quality image processing.